Chuyện gì đã xảy ra
NVIDIA’s technical blog presents the Vera CPU as a platform for the orchestration, tool execution and sandboxed computation surrounding AI models. The company says telemetry from 163,594 agentic sessions showed that more than 97% had unique workload trajectories, making fleets built around several narrowly specialized CPU designs impractical. NVIDIA argues that one balanced design point is better suited to the variable mix of sequential and parallel work.
NVIDIA describes AI factories as systems in which GPUs run models while CPUs manage much of the surrounding work, including orchestration, tool execution and sandboxed computation. Its central claim is based on production telemetry from 163,594 agentic sessions: more than 97% of the sessions reportedly exhibited unique trajectory profiles. In the post’s framing, a trajectory has both length—the number of reasoning steps, tool calls, retries and subtasks—and width, meaning the amount of work that can run concurrently. Because those profiles vary so widely, NVIDIA says operators may struggle to size fleets around multiple specialized CPU designs for individual tool-calling patterns.
The company says the common structure of these sessions is a long sequential chain interrupted by short fan-out bursts. The sequential portion is described as latency-bound because it determines when the full user turn can finish. The parallel portions may include concurrent tool calls, retrieval operations, sandboxes or sub-agents. NVIDIA argues that the main agent can remain blocked until those parallel tasks finish, so per-thread speed still matters even when a workload temporarily uses many threads. The post therefore defines the relevant optimization target as total completed user sessions rather than core count alone. It says a fleet needs enough concurrency to absorb bursts while preserving strong performance on the dependency chain.
NVIDIA positions Vera as that balanced CPU design point. The post says its Olympus cores are intended to maintain strong per-thread performance while the full CPU remains active, supported by a wide front end, advanced branch prediction, deep out-of-order execution and a high-bandwidth memory subsystem. NVIDIA also attributes the design to a low-latency monolithic architecture, which it says can reduce topology-related stalls and variability. As an illustration of the resource trade-off, the company says temporarily turning off cores to boost single-thread performance can leave 8 GB of memory per core unused and, in the configuration shown, strand as much as 1.5 TB of memory capacity. The source does not provide the underlying system configuration in the text itself.
Chi tiết nguồn: developer.nvidia.com ↗
Tại sao nó quan trọng
The post focuses on an infrastructure problem that becomes more important as AI systems perform longer, multi-step tasks. NVIDIA says the main agent often follows a dependency chain in which each reasoning step, tool call or retry unlocks the next, while sub-agents and tools create intermittent bursts of parallel activity. That means raw core count alone may not predict how many user sessions a system can complete.
The practical issue is how AI infrastructure converts power, memory and compute into finished work. If an agent repeatedly waits on a sequential step, adding more cores may not reduce end-to-end latency. If the system instead encounters a fan-out burst, insufficient concurrency can delay the tools or sub-agents needed for the next step. NVIDIA’s argument is that a CPU optimized for only one side of this pattern can leave capacity or memory underused during the other side. A single design capable of handling both could simplify procurement and scheduling if the workload assumptions hold.
This matters because the source treats agentic AI as a systems problem rather than a model-only problem. Faster model does not by itself guarantee faster completion of a multi-step task when the surrounding runtime must coordinate calls, execute code, manage sandboxes and synchronize results. The cited example is a Claude Code session lasting 33 minutes, which NVIDIA says contained a long sequential trajectory with shorter periods of sub-agent activity. That example supports the post’s description of mixed execution, but it is one session and does not establish how common that pattern is across companies, applications or models.
The potential economic benefit is also presented as a fleet-level measure. NVIDIA says balancing loaded per-core performance, concurrency, memory bandwidth and power use can improve the number of completed agent turns without dividing capacity among several CPU types. That could reduce stranded resources and make capacity planning easier for operators building large AI systems. However, the source is a vendor technical article, and it does not report customer deployments, independent operational measurements, total cost of ownership, purchase prices or results from competing CPU platforms under the same conditions. The public significance is therefore a testable infrastructure thesis, not a demonstrated industry-wide outcome.
Interactive Mechanism: How It Actually Works
Explore the underlying technology behind this development interactively.
What is the most accurate way to describe what AI Agents can do today?
Xem gì tiếp theo
The performance comparison is based on NVIDIA’s internal July 2026 testing and estimated SPEC CPU 2026 results. NVIDIA reports up to 1.5 times the per-core agentic performance of AMD Venice across four workloads, but says the AMD figures were estimated and normalized using internal Turin measurements. Independent tests, exact configurations, availability, pricing, power use and evidence from deployed fleets remain unknown.
The most important next evidence would be the Vera CPU whitepaper and complete configurations referenced by NVIDIA. The blog says its Vera results were measured internally in July 2026 and that the figures in the post are estimated SPEC CPU 2026 results. It reports up to 1.5 times the per-core performance of AMD Venice across compiler, static-analysis and Python workloads, but the comparison is not presented as an independently run, fully matched test: NVIDIA says the Venice estimate used a SPECrate 2026 integer base score of 2070, with components normalized from internal Turin measurements. Readers should therefore look for exact processor configurations, compiler settings, memory systems, power limits and workload definitions.
Independent validation should also test whether the reported advantage persists on real agent runtimes rather than selected component benchmarks. Useful measurements would include end-to-end session completion time, throughput under mixed sequential and fan-out workloads, synchronization overhead, memory utilization, tail latency and energy per completed session. The source does not say whether Vera hardware is generally available, which systems will use it, how it will be priced, or what power envelope operators should expect. It also does not establish whether one CPU design is sufficient for all agentic workloads or only for the telemetry patterns NVIDIA examined.
Finally, the telemetry claim deserves broader context. More than 97% unique profiles suggests substantial variability, but the post does not identify the organizations contributing the sessions, the time period covered, the models and tools involved, or the method used to define a unique profile. Those details will determine how widely the finding generalizes. Future disclosures from customers, independent benchmarkers or operators comparing mixed CPU fleets with a single Vera-based configuration would help determine whether the proposed balance translates into lower fleet costs and more completed AI-agent tasks in production.