Questionário vinculado ao guia · Médio Nível

Questionário de planejamento e design de IA no chip

Explore o posicionamento aprendido de chips, com gráficos netlist, macros sequenciais, objetivos de proxy, posicionamento de células padrão, viabilidade e aritmética HPWL.

Caminhos de guia relacionadosPlanejamento e design de IA em chips
Pergunta 1 de 8

What physical decision does chip floorplanning or placement make?

Visualize cada pergunta8 perguntas

As respostas e explicações aparecem conforme você responde ao teste.

  1. What physical decision does chip floorplanning or placement make?
    • Only the chip’s retail selling price
    • Only its package color
    • Only the company name on the box
    • Where circuit components occupy locations on the chip canvas
  2. How should the cited paper’s report of competitive floorplans produced in hours be interpreted?
    • As a result for its studied setup, netlists and comparisons
    • As proof that every chip can be fully signed off in the same time
    • As a guarantee of global optimality for all circuits
    • As an architecture-independent law about every design tool
  3. Como a IA enquadra o problema de posicionamento?
    • Como um único palpite
    • Como uma decisão sequencial: coloque um bloco, observe e depois coloque o próximo
    • Como receita culinária
    • Como uma classificação de planilha
  4. Qual é a 'netlist' com a qual uma rede neural gráfica aprende?
    • Uma lista de senhas de rede
    • Um desenho de rede de pesca
    • O gráfico dos componentes e como eles estão conectados
    • A tabela de roteamento da Internet
  5. Which fast objective signals are documented by the cited Circuit Training project?
    • Proxy wirelength, congestion and density
    • A proof of all manufacturing and timing requirements
    • Only the product’s market price
    • Only a mandatory social-media popularity score
  6. In Google’s cited 2020 method description, what places standard-cell clusters after the RL macro placements?
    • Only an unchanged alphabetical component sort
    • Only a user-interface screenshot
    • A guarantee that no standard cells remain
    • A force-directed procedure
  7. For pins at (0,0),(4,0),(4,3), what is the half-perimeter wirelength estimate in coordinate units?
    • 14
    • 12
    • 7
    • 4
  8. What does the documented can_place_node check evaluate for a proposed grid location?
    • Whether the entire chip is globally optimal
    • Whether the node can be placed there under relevant location constraints
    • Whether every final routed timing path passes signoff
    • Whether the model’s prediction is a factual-confidence probability